By Topic

An Adaptive Low-Power Control Scheme for On-Chip Network Applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Chun-Lung Hsu ; Dept. of Electr. Eng., Nat. Dong Hwa Univ., Hualien ; Chang-Hsin Cheng ; Yu-Sheng Huang ; Chih-Jung Chen

Systems-on-chip (SoC) is evolving toward complex heterogeneous multiprocessors made of many pre-designed cores or IPs with application specific interconnections. Intra-chip interconnects are thus becoming one of the central elements of SoC design and pose conflicting goals in terms of low energy per transmitted bit, guaranteed signal integrity, and ease of design. This paper presents a low-power control policy for on-chip network applications. The proposed scheme uses the dynamic voltage scaling (DVS) approach to deal with low swing signaling and error detection codes for error rate detecting. Simulation results show that the proposed scheme can effectively save the energy consumption with different data links in an on-chip network

Published in:

Circuits and Systems, 2006. APCCAS 2006. IEEE Asia Pacific Conference on

Date of Conference:

4-7 Dec. 2006