By Topic

A CMOS Differential Difference Amplifier with Reduced Nonlinearity Error of Interpolation for Interpolating ADCs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Xin Zhang ; Inst. of Microelectron., Peking Univ., Beijing ; Dunshan Yu ; Shimin Sheng

In this paper, the nonlinearity error induced by interpolation amplifier in interpolating analog-to-digital converters (ADCs) is analyzed, and a new differential difference amplifier (DDA) with well restrained nonlinearity error is presented. Its highly steady common-mode output voltage makes it especially suitable for differential interpolating ADCs. The amplifier is designed in a 0.35mum standard CMOS process with a single 3.3V supply. Simulated results show that this amplifier achieves a steady common-mode output in a wide common-mode input range from 0.85V to 2.45V without demanding complex circuitry. The amplifier settles in 4.8ns to an accuracy of 0.01% and dissipates a total power of 398.38muW

Published in:

Circuits and Systems, 2006. APCCAS 2006. IEEE Asia Pacific Conference on

Date of Conference:

4-7 Dec. 2006