By Topic

A Fully Differential 11mW 10-bit 200MS/s Sample and Hold in 0.25μ BiCMOS Technology

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Sarkar, S. ; QualCore Logic Ltd., Hyderabad ; Ghosh, A. ; Banerjee, S.

A fully differential low power 10-bit 200MSPS sample and hold has been designed for the front-end of a pipelined analog-to-digital converter using 0.25μm BiCMOS technology. Switched capacitor differential topology has been used with special care taken in linearization of switches. The key issues of the design are optimization of speed, accuracy and power minimization. An op-amp (OTA) having very fast settling time of 1.67ns is designed to meet the speed requirement of the sample and hold. The sample and hold consumes 11mW power while occupying an area of 0.07 mm2 including clock driver circuitry. Analog and digital power-supplies used are 3V and 2.5V respectively

Published in:

Circuits and Systems, 2006. APCCAS 2006. IEEE Asia Pacific Conference on

Date of Conference:

4-7 Dec. 2006