Cart (Loading....) | Create Account
Close category search window

Design Methodologies for Low-Power CMOS Operational Amplifiers in a 0.25μm Digital CMOS Process

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Albason, A.C.B. ; Dept. of Electr. & Electron. Eng., Univ. of the Philippines, Diliman ; Axalan, N.M.L. ; Gusad, M. ; Hizon, J.R.E.
more authors

Operational amplifiers (op-amps) have proven to be indispensable because of their various applications in the field of electronics. Industrial specifications of op-amps have been continuously improving in almost every metric. This paper discusses the design methodologies developed for standalone, low-power, all-complementary metal-oxide semiconductor (CMOS) op-amps targeting industry-standard specification using two basic op-amp topologies. These design methods were developed from previous theses done at the laboratory and from other universities' publications

Published in:

TENCON 2006. 2006 IEEE Region 10 Conference

Date of Conference:

14-17 Nov. 2006

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.