By Topic

Low Energy Partial Tag Comparison Cache Using Valid-bit Pre-decision

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Manman Peng ; School of Computer and Communication, Hunan University, Changsha, China; LIP6, University Paris VI, Paris, France. ; Yi Pan ; Bin Liu

Set-associative caches achieve low miss rates for typical applications but result in significant energy dissipation. For low energy, we introduce a new cache design, partial tag comparison cache using valid-bit pre-decision (PTC-V cache), which can efficiently save the energy dissipation of the sense amps and bits-line parts. We used the CACTI cache model to evaluate the proposed cache architecture and the Simplescalar CPU simulator to produce the final result on SPEC95. The power simulation result show that our modified partial tag comparison cache can save 55% of instruction cache's accessing energy

Published in:

TENCON 2006 - 2006 IEEE Region 10 Conference

Date of Conference:

14-17 Nov. 2006