By Topic

Fully Utilized and Low Memory-bandwidth Architecture Design of Variable Block-size Motion Estimation for H.264/AVC

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Liang-Bin Chen ; National Laboratory on Machine Perception, Peking University, No. 5, Yiheyuan Road, Beijing, 100871, China. ; Yi-Zhen Zhang ; Chao Xu

In this paper, we present a novel VLSI architecture for variable block size motion estimation (VBSME) which not only enhances the PE utilization to 100% but also reduces the memory bandwidth to 1%~25% of the former designs with the same chip size. Based on a 16times31 search area register array (SARA) to buffer 16 rows of search area so as to increase the data reusability and two 16times16 current block register arrays (CBRA) for ping-pong mode, the design allows serial data input and parallel data processing. At the same time, it solves the problem of current block switch in all conditions. Our design was implemented by Synopsys Design Compiler with SMIC 0.18 cell library. Under a clock frequency of 200 MHz, the architecture allows real-time processing of D1 (720times480) @ 30 fps in a search range of [-32,+31] horizontally and vertically with 123.1k gates

Published in:

TENCON 2006 - 2006 IEEE Region 10 Conference

Date of Conference:

14-17 Nov. 2006