By Topic

A Low Power Pipeline A/D Converter by Using Double Sampling and Averaging Techniques

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Zanbaghi, R. ; Dept. of Electr. Eng., Sharif Univ. of Technol., Tehran ; Atarodi, M. ; Mehrmanesh, S.

A 1.8 V, 10-Bit, 40-MS/s pipeline analog-to-digital converter designed using 0.18-mum CMOS technology is presented. The new structure of the A/D converter is based on double sampling and averaging techniques. By the first technique, all the stage amplifiers are active at the both sampling and holding cycles. Averaging as the second technique minimizes the capacitance mismatch and exchanges the priority of input-referred noise and capacitance mismatch in the selection of the stage caps. The converter achieved a peak spurious-free-dynamic-range of 61 dB, maximum differential nonlinearity 0.5 of least significant bit (LSB), maximum integral linearity of 0.9 LSB, and power consumption of 5 mW

Published in:

TENCON 2006. 2006 IEEE Region 10 Conference

Date of Conference:

14-17 Nov. 2006