By Topic

Reconfigurable Parallel VLSI Co-Processor for Space Robot Using FPGA

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Wei, R. ; Robot Res. Inst., Harbin Inst. of Technol. (HIT), Harbin ; Jin, M.H. ; Xia, J.J. ; Xie, Z.W.
more authors

This paper proposes hardware solutions to the computation for the trigonometric and square root functions of inverse kinematics. They are based on an existing pipeline arithmetic which employs the CORDIC(Coordinate Rotation Digital Computer) algorithm. This integrated approach enhances computational efficiency by reducing the duplicate calculations of this functions and maximizing the parallel/pipelining processing for real-time robot control. The reliability of an onboard computer for space robot mostly depends on the reliability of the memory module. According to the fault mode in aerospace, the reconfigurable EDAC (Error Detect and Correct) system including Hamming coding and TMR(Triple Modular Redundancy) function on a FPGA (Field Programmable Gate Array) is implemented. The chip also implements peripheral controller such as AD interface and power control module. The whole system can be implemented in a single chip and the hardware system is more flexible and compact. Characteristics and performance analysis of the architecture are discussed through experiments.

Published in:

Robotics and Biomimetics, 2006. ROBIO '06. IEEE International Conference on

Date of Conference:

17-20 Dec. 2006