By Topic

A 4.8-GHz Fully Integrated CMOS Integer-N PLL Frequency Synthesizer for WLAN

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
5 Author(s)
Kangmin Hu ; State Key Lab. of ASIC & Syst., Fudan Univ., Shanghai ; Xiaofeng Yi ; Ye Zhou ; Yumei Huang
more authors

In this paper, a 4.8 GHz fully integrated low power, low phase noise phase-locked loop (PLL) frequency synthesizer ready for WLAN application is presented. It is implemented in a 0.18 mum IP6M CMOS process. The chip consumes only 16 mA (including local buffers to the receiver and transmitter) from a 1.8 V supply and occupies an area of 1.85times1.1 mm2. From measurements, its in-band phase noise is -55.8 dBc/Hz and out-of-band phase noise is -119 dBc/Hz at 3 MHz offset. With the help of digital controlled capacitor array (DCCA) this frequency synthesizer can lock from 4.2 - 4.82 GHz

Published in:

Communications and Information Technologies, 2006. ISCIT '06. International Symposium on

Date of Conference:

Oct. 18 2006-Sept. 20 2006