By Topic

A High-Performance Memory-Efficient Parallel Hardware for Matrix Computation in Signal Processing Applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Pedram, A. ; Sch. of Electr. & Comput. Eng., Tehran Univ. ; Daneshtalab, M. ; Sedaghati-Mokhtari, N. ; Fakhraie, S.M.

This paper introduces a new versatile and high-performance parallel hardware engine for matrix computations. The proposed architecture reduces memory bandwidth by taking advantage of data redundancies and employing distributed memory structures. It is designed to better utilize the on chip area for computing different types of matrix computations such as matrix power, multiplication, and inversion. The matrix power presented in this paper is proven to be two times faster than normal computations. As well, the architecture is optimized to suitably perform least square computations in signal processing applications. The synthesis results on FPGA platforms indicate that the proposed architecture can operate in 75 MHz for 16 bit word length and the peak attained performance is about 2400 MMAC operations with 32 concurrent MAC modules

Published in:

Communications and Information Technologies, 2006. ISCIT '06. International Symposium on

Date of Conference:

Oct. 18 2006-Sept. 20 2006