By Topic

A novel design method for frequency doublers and quadruplers illustrated on C- and Ku-band telemetry, command and control space applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Rattay, B. ; ALCATEL TELSPACE/LEMMIC, 5 rue Noël Pons, 92734 Nanterre Cedex, France. Phone: ++(33), Fax: ++(33) ; Vanestrenvord, J.M. ; Ildis, B. ; Foucher, J.L.

A method and a topology focusing on output power flatness over a given bandwidth, combined with inherent harmonic rejection is presented and applied to a family of MMIC designs. Several single frequency multiplier designs seeking high multiplication gain or output power for a given device have already been reported. The approach proposed in this paper focuses on frequency bandwidth, output power or gain flatness and sufficient inherent rejection of undesired harmonics in order to avoid the need for extensive external filtering at the output. Atopology for doublers and quadruplers is derived and applied to several designs in MMIC technology for space equipments. A comparison between harmonic balance simulations and measurements is presented at the end of this paper.

Published in:

Microwave Conference, 1995. 25th European  (Volume:2 )

Date of Conference:

4-4 Sept. 1995