Area Optimizations for Dual-Rail Circuits Using Relative-Timing Analysis | IEEE Conference Publication | IEEE Xplore