Scheduled System Maintenance on May 29th, 2015:
IEEE Xplore will be upgraded between 11:00 AM and 10:00 PM EDT. During this time there may be intermittent impact on performance. For technical support, please contact us at onlinesupport@ieee.org. We apologize for any inconvenience.
By Topic

FPGA Based Fuzzy Link Cost Processor for Energy-Aware Routing in Wireless Sensor Networks - Design and Implementation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Haider, T. ; Hamdard Inst. of Inf. Technol., Hamdard Univ., Karachi ; Yusuf, M.

In recent years, many approaches and techniques have been explored for the optimization of energy usage in wireless sensor networks. Routing is one of these areas in which attempts for efficient utilization of energy have been made. These attempts use fixed (crisp) metrics for making energy-aware routing decisions. In this paper, we have presented the design and implementation of a dedicated fuzzy link cost processor (FLCP) on FPGA. The objective of our FLCP is to determine the value of cost for a link between two sensor nodes such that the life of a sensor network is maximized. The FLCP of the gateway, in WSN, periodically invokes the fuzzy routine to determine the cost of link between any two sensor nodes. Once the costs of all possible links to the single destination (gateway) are computed, the route can then be determined using any shortest path algorithm. We have designed for Spartran 3 - timesc3s50 (50k gates). The maximum clock frequency is 28 MHZ and estimated power consumption is 38mW

Published in:

9th International Multitopic Conference, IEEE INMIC 2005

Date of Conference:

24-25 Dec. 2005