Cart (Loading....) | Create Account
Close category search window
 

Design Methodology of FIR Filtering IP Cores for dsp based Systems

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Farooq, U. ; Dept. of Electr. Eng., Univ. of Eng. & Technol., Taxila ; Saleem, M. ; Jamal, H.

In this paper, intellectual property (IP) core for unfolded direct form finite impulse response (FIR) filter is proposed for reusable system design. The designed core is programmable and parameterized in terms of data bits, coefficient bits, filter order and type of filter (low pass, high pass, band pass etc). The IP core is described in Verilog HDL and the core programmability and parameterization features are tested by changing type of filters (low pass, high pass and band pass) and taps of filters. The core is synthesized on Spartan 2S50E FPGA for 8 bit and 16 bit widths using an 11 taps FIR filter. Design methodology and core architecture are described in detail and favorable results for area/speed performance are reported

Published in:

9th International Multitopic Conference, IEEE INMIC 2005

Date of Conference:

24-25 Dec. 2005

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.