By Topic

Design of irregular LDPC Codes for flexible Encoder and Decoder Hardware Realization

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Frank Kienle ; Microelectronic Systems Design Research Group, University of Kaiserslautern, Erwin-Schroedinger-Strasse, 67663 Kaiserslautern, Germany. Email: ; Torben Brack ; Norbert Wehn

Low-density parity-check (LDPC) codes are among the best channel codes known today and are in discussion for current and future communications standards. LDPC codes can be efficiently modeled by Tanner-graphs. In this paper, we present a novel hardware-efficient 2-vector design method of such graphs. We show communications performance results for an exemplary code created by this approach and corresponding implementation results for a flexible, multi-rate 2V-LDPC decoder and encoder applicable for hybrid-ARQ

Published in:

2006 International Conference on Software in Telecommunications and Computer Networks

Date of Conference:

Sept. 29 2006-Oct. 1 2006