Cart (Loading....) | Create Account
Close category search window

On Performance Improvement of Concurrent Applications Using Simultaneous Multithreaded Processors as NoC Resources

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Pop, R. ; Dept. of Electron. & Comput. Eng., Jonkoping Univ. ; Kumar, S.

Network on chip (NoC) is a new design paradigm for building scalable multi-core/multiprocessors systems on chip (SoC) which are able to exploit the coarse grain parallelism of concurrent applications. Simultaneous multi-threaded processor (SMTP) is a superscalar processor architecture which adoptively exploits the coarse grain and the fine grain parallelism of applications, by simultaneously executing instructions from several thread contexts. In this paper, the authors make a case for using SMTPs as NoC resources and show that such a multiprocessor architecture provides better timing performances than a NoC with solely general-purpose processors (GP) or with multi-threaded processors (MTP). The authors have developed a methodology for task mapping and scheduling on a NoC with mixed SMTPs, MTPs and GPs resources, which aims to maximize the timing performances of concurrent applications and to verify their soft timing constraints. The methodology incorporates a timing analysis for estimating the response time of tasks executed in multithreaded mode of SMTPs. The experiments performed on synthetic benchmarks with average instruction parallelism of 200, have shown a maximum speedup of 2.91 for a 3times3 NoC with 9 SMTPs (4-issue, 4-multithreaded)

Published in:

Norchip Conference, 2006. 24th

Date of Conference:

Nov. 2006

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.