By Topic

1/f Noise Characterization in CMOS Transistors in 0.13μm Technology

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Citakovic, J. ; Denmark Tech. Univ., Lyngby ; Stenberg, L.J. ; Andreani, P.

Low-frequency noise has been studied on a set of n- and p-channel CMOS transistors fabricated in a 0.13μm technology. Noise measurements have been performed on transistors with different gate lengths operating under wide bias conditions, ranging from weak to strong inversion. Noise origin has been identified for both type of devices, and the oxide trap density Nt, the Hooge parameter αH and the Coulomb scattering parameter αs have been extracted. The experimental results are compared with simulations using the BSIM3v3 MOS model.

Published in:

Norchip Conference, 2006. 24th

Date of Conference:

20-21 Nov. 2006