By Topic

A Clock Gating Circuit for Globally Asynchronous Locally Synchronous Systems

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Carlsson, J. ; Dept. of Electr. Eng., Linkopings Univ., Linkoping ; Palmkvist, K. ; Wanhammar, L.

This paper proposes a circuit that enables the use of off-chip oscillators in a globally asynchronous locally synchronous system. Usually, a local oscillator is used, which can be stopped. However, a local oscillator, e.g., ring oscillator, is not as stable as an off-chip oscillator and is therefore problematic to use for certain applications. The proposed circuit also informs the local synchronous module if the local clock has been stopped for too many of the off-chip oscillators clock cycles, so that it can take appropriate actions, e.g., recalibrate ring oscillators. The circuit has been tested in an Altera Stratix II FPGA and simulated in a 0.35 mum CMOS process

Published in:

Norchip Conference, 2006. 24th

Date of Conference:

Nov. 2006