By Topic

Quantum Simulation of Device Characteristics of Silicon Nanowire FETs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Shin, Mincheol ; Sch. of Eng., Inf. & Commun. Univ., Daejeon

A quantum simulation of silicon nanowire field-effect transistors has been performed in the frame work of the effective mass theory, where the three-dimensional Poisson equation was solved self-consistently with the mode-space nonequilibrium Green's function equations in the ballistic transport regime. The dependence of the device performance on the gate length and width for three types of gate configuration has been studied, focusing on the contribution of the tunneling current to the total current. The effects of gate underlap and the corner rounding of silicon body on the device performance have been also investigated quantitatively, leading to the conclusions that the gate underlap is an important factor in improving the subthreshold characteristics of the device, but the corner rounding of silicon body is not a significant factor, especially for devices with silicon body width of a few nanometers

Published in:

Nanotechnology, IEEE Transactions on  (Volume:6 ,  Issue: 2 )