By Topic

Electrical Characterization of Ordered Si:P Dopant Arrays

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Pok, W. ; New South Wales Univ., Sydney, NSW ; Reusch, Thilo C.G. ; Scappucci, G. ; RueB, F.J.
more authors

We report on the ability to fabricate arrays of planar, nanoscale, highly doped phosphorus dots in silicon separated by source and drain electrodes using scanning tunneling microscope lithography. We correlate ex situ electrical measurements with scanning tunneling microscope (STM) images of these devices and show that ohmic conduction can be achieved through the disordered array with a P coverage of 0.8times1014 cm-2. In comparison, we show that an ordered array of P dots ~6 nm in diameter and containing ~50 P atoms separated by ~4 nm shows nonlinear I-V, characteristic of a series of metallic dots separated by tunnel barriers. These results highlight the use of STM lithography to pattern ordered dopants in silicon down to the sub-10 nm scale

Published in:

Nanotechnology, IEEE Transactions on  (Volume:6 ,  Issue: 2 )