By Topic

Real-time Software Modelling using Statecharts and Timed Automata Approaches

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Naughton, M. ; Centre for Telecoms Value-chain Driven Res., Limerick Univ. ; McGrath, J. ; Heffernan, D.

Statecharts are commonly used in the specification of reactive systems. They are useful in introducing modular and hierarchical features to classical finite-state machines (FSMs). UML statecharts are gaining popularity for the modelling of real-time embedded software. However, UML statecharts are weak in their support for absolute time and they do not formally support verification methods. Timed automata models, on the other hand, are rich in support of real-time modelling and support formal verification solutions. In this paper the statechart method and the timed automata method are compared. A case study model for an ATM output buffer switch is developed and the models are presented

Published in:

Irish Signals and Systems Conference, 2006. IET

Date of Conference:

28-30 June 2006