By Topic

An Efficient Iterative Synchronization Scheme for LDPC-Coded DS-SS Systems Using two Samples per Chip

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Liu An ; Sch. of EECS, Peking Univ., Beijing ; Luo Wu

In this paper, an efficient iterative timing and carrier phase recovery scheme is proposed for LDPC-coded direct sequence spread spectrum (DS-SS) systems. The received signal after the chip-matched filter is two times over sampled per chip. The characteristics of DS-SS signal and LDPC decoder are explored to make the synchronization scheme efficient and simple in such a low sampling ratio. Three sets of correlation values provided by three correlators with different timing offsets are stored to estimate timing and carrier phase. The estimation is performed once per decoding iteration based on the maximum likelihood theory aided by hard decision obtained from LDPC decoder. The overall complexity of this scheme is very low and the performance of the proposed scheme approaches that with the ideal synchronization on AWGN channels

Published in:

Information Theory Workshop, 2006. ITW '06 Chengdu. IEEE

Date of Conference:

22-26 Oct. 2006