Referenced Items are not available for this document.
Digital signal processing and multimedia applications often profit from the use of a residue number system. Among the most commonly used moduli, in such systems, are those of 2n-1 and 2n+1 forms and among the most commonly used operations are multiplication and sum-of-squares. These operations are currently performed using distinct design units and/or consecutive machine cycles. Novel architectures for combined units that perform modulo 2n-1/diminished-1 modulo 2n+1 multiplication or sum-of-squares depending on the value of a control signal are proposed
Published in:
Computers & Digital Techniques, IET
(Volume:1
,
Issue:
1
)
Date of Publication: January 2007
- Page(s):
- 38 - 48
- ISSN :
- 1751-8601
- INSPEC Accession Number:
- 9338820
- Digital Object Identifier :
- 10.1049/iet-cdt:20060009
- Product Type:
- Journals & Magazines
- Date of Current Version :
- 05 March 2007
- Issue Date :
- January 2007
- Sponsored by :
- Institution of Engineering and Technology
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
