By Topic

Work In Progress: Incorporating System-Level Design Tools into Digital Design and Capstone Courses

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Mahmoud, W.H. ; Dept. of Electr. Eng., Univ. of the District of Columbia, Washington, DC

This paper describes our ongoing effort to create a set of laboratory exercises and projects of varying complexities suitable for undergraduate, upper level digital design and capstone courses. The laboratory exercises incorporate system-level design tools and state-of-the-art FPGA boards. Specifically, this work shares the experience of using software tools such as Simulink, an assortment of Matlab toolboxes, Xilinx System Generator, Xilinx Integrated System Environment (ISE) and mentor graphics FPGA design and verification tools, and an assortment of Xilinx-based FPGA boards to create cross-disciplinary laboratory exercises and capstone projects in the areas of digital design, computer architecture, and signal and image processing. The developed laboratory assignments allow students to experiment with alternative forms of design and implementation technologies. Evaluation and assessment tools are being developed to measure the impacts of these projects on student learning and to guide future modifications of these projects

Published in:

Frontiers in Education Conference, 36th Annual

Date of Conference:

27-31 Oct. 2006