Cart (Loading....) | Create Account
Close category search window

A Multi-Engine LUT-Based Synthesis Framework

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Hamed, B.A. ; Comput. & Syst. Eng., Ain Shams Univ., Cairo ; Salem, A. ; Aly, G.M.

In this paper, we present a new synthesis framework. This framework, ASU-Synthesizer, is built for logic synthesis for LUT based FPGAs. The synthesis process is composed of logic optimization and technology mapping. We implemented the different categories of logic optimization algorithms. Then we used the well known technology mapping package, Flow-Map (Cong et al., 1996). We added to the framework, our online area estimator that we proposed before in (Hamed et al., 2004). This framework can be used to build any commercial synthesis tool for LUT-based designs

Published in:

Computer Engineering and Systems, The 2006 International Conference on

Date of Conference:

5-7 Nov. 2006

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.