Scheduled System Maintenance on May 29th, 2015:
IEEE Xplore will be upgraded between 11:00 AM and 10:00 PM EDT. During this time there may be intermittent impact on performance. We apologize for any inconvenience.
By Topic

Phase Noise Reduction in High Speed Frequency Divider

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Prakash, R. ; Center for Integrated Circuits & Syst., Texas Univ., Dallas, TX ; Akhtar, S. ; Balsara, P.T.

Maximum operating frequency, phase noise characteristics close to output carrier frequency and power consumption during operation are major parameters of a frequency divider. Since these parameters are interrelated, design optimization involves tradeoffs among them. A new differential D-latch based topology for a low phase noise frequency divider for cellular transceivers is presented. An optimization process for the design of frequency divider is given and various phenomena that dominate phase noise and high frequency behavior of the frequency dividers are discussed. The proposed divider designed using 65 nm CMOS has a maximum input frequency of 11.8 GHz with phase noise level of 153.3 dBc/Hz at an offset of 20 MHz. It consumes 11 mA average current while operating at a nominal frequency of 8 GHz

Published in:

Design, Applications, Integration and Software, 2006 IEEE Dallas/CAS Workshop on

Date of Conference:

Oct. 2006