Scheduled System Maintenance:
On Wednesday, July 29th, IEEE Xplore will undergo scheduled maintenance from 7:00-9:00 AM ET (11:00-13:00 UTC). During this time there may be intermittent impact on performance. We apologize for any inconvenience.
By Topic

Grand Challenge: The Future of CMOS System-on-Chip Hardware and Software Application Development

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Von Herzen, B. ; Rapid Prototypes Inc., Carson, NV ; Lerer, M.

CMOS technology trends are forcing system designers to use multiple processors on a single die to meet power performance objectives. Power performance optimization also leads to heterogeneous combinations of processors, DSP units, ASSPs and FPGAs. Both of these trends exacerbate the crisis in software productivity. New tools, languages and implementation techniques must be utilized to ensure achievement of time-to-market objectives for today's system-on-chip designs. Several examples are included to illustrate the problems, issues and opportunities as systems on chips drive towards hundreds of concurrent processes. These issues and their successful resolution are expected to cut across hardware and software boundaries and pervade the electronics industry as the drive for power performance continues over the coming decade

Published in:

Design, Applications, Integration and Software, 2006 IEEE Dallas/CAS Workshop on

Date of Conference:

Oct. 2006