By Topic

Circuit Optimization Using Scale Based Sensitivities

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Agrawal, B. ; IBM EDA, Fishkill, NY ; Liu, F. ; Nassif, S.

Most robust circuit sizing and optimization algorithms require detailed information about the sensitivity of circuit performance to device behavior. Additionally, rapid technology scaling and the introduction of novel device structures to extend CMOS scaling is resulting in the rapid introduction of new models into our simulation infrastructure. This paper presents a novel technique for the efficient computation of circuit performance sensitivity in a model independent manner. The advantage of the method is that it allows rapid deployment of accurate optimization methods even for new or exploratory models. The use of these gradients was demonstrated in circuit optimization to generate an area vs. timing variability trade-off curve for an SRAM cell design in the presence of N and P device threshold voltage variations

Published in:

Custom Integrated Circuits Conference, 2006. CICC '06. IEEE

Date of Conference:

10-13 Sept. 2006