By Topic

A High-Level Compact Pattern-Dependent Delay Model for High-Speed Point-to-point Interconnects

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Murgan, T. ; Inst. of Microelectron. Syst., Darmstadt Univ. of Technol. ; Momeni, M. ; Garcia Ortiz, A. ; Glesner, M.

This work introduces an extended linear pattern-dependent model for high-level signal delay estimation in high-speed very deep sub-micron point-to-point interconnects. The proposed model accurately predicts the delay in both inductively and capacitively coupled lines for the complete set of the switching patterns and not only for capacitively coupled lines or worst-case delay as in previous works. We also consider process variations in the formulation of the model and propose a moment-based approach for the inclusion of variations. The accuracy of the model has been assessed by means of extensive experiments. Moreover, we show how the model can be applied at high levels of abstraction in order to explore coding-based alternatives to improve throughput

Published in:

Computer-Aided Design, 2006. ICCAD '06. IEEE/ACM International Conference on

Date of Conference:

5-9 Nov. 2006