By Topic

Proceedings of the 2006 International Conference on Computer-Aided Design

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.

The following topics are dealt with: parasitic simulation; parasitic modeling; post-placement optimization; variation modeling; multicore systems; embedded systems; UML; systemC; industrial ESL design; delay test generation; power grid analysis and design; floorplanning; digital testing; RF testing; reliability; statistical timing analysis; system level design; analog simulation; analog verification; high level synthesis; CAD; analog design automation; system level interconnection; placement optimization; power analysis; mixed signal design; global routing; signal integrity; fault tolerant energy minimization; real-time systems; clock synthesis; buffer synthesis; thermal analysis; nanoelectronics; technology driven layout; nanoscale architecture; dynamic power management; model checking; biotechnology; MEMS; NEMS; accelerating verification; model order reduction; parametric analysis; and molecular scale systems

Published in:

2006 IEEE/ACM International Conference on Computer Aided Design

Date of Conference:

5-9 Nov. 2006