Scheduled System Maintenance:
Some services will be unavailable Sunday, March 29th through Monday, March 30th. We apologize for the inconvenience.
By Topic

Task Partitioning Oriented Architecture Exploration Method for Dynamic Reconfigurable Architectures

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Taniguchi, I. ; Graduate Sch. of Inf. Sci. & Technol., Osaka Univ. ; Ueda, K. ; Sakanushi, K. ; Takeuchi, Y.
more authors

Many dynamic reconfigurable processors are evolving rapidly that offer fast and run-time reconfiguration. To efficiently utilize run-time reconfiguration, we must consider additional memory access cycles due to reconfiguration. In general, dynamic reconfigurable processors read input data from external memory after reconfiguration and write output data to external memory before the next reconfiguration. To realize high performance, we must schedule tasks considering the total execution cycles that include reconfiguration time and memory access overhead. In this paper, we propose a parameterized reconfigurable processor model (PRP-model) and a task partitioning optimization algorithm for the architecture exploration of multicontext dynamic reconfigurable processors. The proposed task partitioning algorithm corresponds to various dynamic reconfigurable architectures by changing parameters and can realize the evaluation of a lot of reconfigurable architectures. Experimental results showed that the proposed algorithm can quickly find near optimal solutions. Using the proposed algorithm, designers can easily evaluate the performance of various dynamic reconfigurable architectures for specific applications

Published in:

Very Large Scale Integration, 2006 IFIP International Conference on

Date of Conference:

16-18 Oct. 2006