By Topic

An architecture synthesis of low-level communication circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Saheb, H. ; IMAG/LGI, Grenoble, France ; Dang, M.

Handling of higher bit-rate in the communication processing field can be achieved by the use of specialized VLSI circuits, called communication circuits. The authors present an architecture synthesis to systematically implement MAC-level protocols from protocol behavioral descriptions. The synthesis system is based on a flexible architectural model that performs two separate tasks: the analysis of the frame structure and the processing of data associated to its different fields. A case study is presented

Published in:

ASIC Conference and Exhibit, 1993. Proceedings., Sixth Annual IEEE International

Date of Conference:

27 Sep-1 Oct 1993