By Topic

High-level DSP synthesis using the COMET design system

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Ching-Tang Chang ; Center for Integrated Electron., Rensselaer Polytech. Inst., Troy, NY, USA ; K. Rose ; R. A. Walker

The authors address methodologies for high-level synthesis of dedicated digital signal processing (DSP) architectures using the cluster-oriented and minimum execution time (COMET) design system. The system is tuned to the synthesis of DSP ASICs from behavioral specifications written in VHDL. COMET is capable of generating more efficient architectures using innovative scheduling and resource allocation algorithm which exploit the cluster information and maximize the parallel tasks. With these transformations, major improvements are achieved with fewer registers and interconnections; an industrial quality design is then derived in both FIR and elliptic filter examples

Published in:

ASIC Conference and Exhibit, 1993. Proceedings., Sixth Annual IEEE International

Date of Conference:

27 Sep-1 Oct 1993