A Numerical Study of Board-level Stacked-die Packages Under Coupled Power and Thermal Cycling Test Conditions | IEEE Conference Publication | IEEE Xplore