Cart (Loading....) | Create Account
Close category search window

Study of a SONET STS-3c based ATM user network interface design

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Kien Du Phung ; National Semiconductor, Santa Clara, CA, USA ; Dimalanta, A.R., Jr.

The authors analyze the serial and parallem implementation of a SONET STS-3c based asynchronous transfer mode (ATM) user network interface design. The tradeoffs between both serial and parallel desings of the SONET scrambler and the ATM physical layer cyclic redundancy code (CRC) generator are analyzed in terms of gate count and power dissipation. The result of the analysis shows that an 8-b parallel processing of the ATM header CRC and the SONET scrambler offers the optimal solution in terms of performance and cost of implementation

Published in:

ASIC Conference and Exhibit, 1993. Proceedings., Sixth Annual IEEE International

Date of Conference:

27 Sep-1 Oct 1993

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.