By Topic

Large system asynchronous design

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
D. E. Johansen ; jLogic Associates, Reading, MA, USA

A language is presented for the design of asynchronous logic circuits. The language offers effective syntax for specifying long-range interactions among signals remote from one another in the data pipeline. Problems specified in the language have a unique-state-coding implicit in their formulation. Solutions are fully interlocked and satisfy properties of liveness, safeness, and persistency. Features of the language are presented with two examples. One involves the design of an asynchronous 3:1 parallel multiplexer involving concepts of bundled data paths and control. The other illustrates the synthesis of self-timed data paths of a type described by T.E. Williams and M.A. Horowitz (1991)

Published in:

ASIC Conference and Exhibit, 1993. Proceedings., Sixth Annual IEEE International

Date of Conference:

27 Sep-1 Oct 1993