By Topic

FPGA Implementation of a Ridge Extraction Fingerprint Algorithm Based on Microblaze and Hardware Coprocessor

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Garcia, M.L. ; Tech. Univ. of Catolonia, Vilanova i la Geltru ; Navarro, E.F.C.

This paper shows two different FPGA implementations of a ridge extraction fingerprint algorithm. The first one is implemented by software running over a microblaze soft-processor, and the second one is based on a hardware coprocessor specifically designed to be included in an embedded authentication system. The paper compares both approaches in terms of area and speed, showing the higher performances offered by the coprocessor. Its architecture avoids the use of floating-point computations and it was segmented in several stages in order to reduce the critical path-delay. Likewise, intermediate operations are resolved in parallel leading to an increasing of the maximum clock frequency and throughput.

Published in:

Field Programmable Logic and Applications, 2006. FPL '06. International Conference on

Date of Conference:

28-30 Aug. 2006