By Topic

Real Time FPGA-based Architecture for Video Applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Griselda Saldana ; Computer Science Department, National Institute for Astrophysics, Optics and Electronics (INAOE), Sta. Maria Tonantzintla, Puebla. Mexico. gsaldan@inaoep.mx ; Miguel Arias-Estrada

Motion estimation constitutes a significant computational part of video compression standards such as MPEG4. The most frequently used technique is based on a full search block matching algorithm which is highly computing intensive and requires a large number of I/O pins and large bandwidth to obtain real-time performance. This paper describes an efficient reconfigurable architecture suitable for motion estimation with minimum latency and maximum throughput, based on a systolic array. The architecture comprises a smart memory schema to reduce the number of access to data memory and router elements to handle processing blocks interconnection. Every PE in the array includes a double ALU in order to search multiple macro-blocks in parallel. The functionality has been extended to support operations involved in some other low-level algorithms. Preliminary results show that a peak performance in the order of GOPS can be achieved

Published in:

2006 IEEE International Conference on Reconfigurable Computing and FPGA's (ReConFig 2006)

Date of Conference:

Sept. 2006