By Topic

A 1.2-V, 600-MS/s, 2.4-mW DAC for WLAN 802.11 and 802.16 Wireless Transmitters

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Ghittori, N. ; Dept. of Electron., Pavia Univ. ; Vigna, A. ; Malcovati, P. ; D'Amico, S.
more authors

For the present and up-coming WLAN applications (802,11a/g, 802.11n, 802.16), a transmission baseband architecture uses a 600-MS/s current-steering DAC with a passive output load to perform the baseband signal processing, avoiding the use of any active reconstruction filter. In a 0.13-mum CMOS technology the DAC consumes 2.4 mW from a single 1.2-V supply voltage. The DAC exhibits a full-scale SFDR of 68 dB for an input signal frequency of 12 MHz and a full-scale dynamic range of 9.7 bits between 0 and 10 MHz. These data correspond to the best reported figure of merit, if compared with state-of-the-art digital-to-analog converters

Published in:

Solid-State Circuits Conference, 2006. ESSCIRC 2006. Proceedings of the 32nd European

Date of Conference:

Sept. 2006