By Topic

Low-Power Cell-level ADC for a MEMS-based Parallel Scanning-probe Storage Device

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Bonan, J. ; Zurich Res. Lab., IBM, Ruschlikon ; Hagleitner, C. ; Aboushady, H.

The paper presents a low-power, small-area solution for a cell-level ADC in a large array of MEMS-based sensors. First-and second-order switched-capacitor DeltaSigma modulators were identified as suitable candidates for minimum power and area consumption of signals having moderate bandwidth (50 kHz) and resolution (7 bits). Three different solutions to minimize the area and power (optimization of architecture, modulator, and bias current) were analyzed, fabricated, and experimentally verified. Through this systematic analysis, the power consumption could be minimized and was measured to be only 14 muW, a factor of 10 lower than in the initial design

Published in:

Solid-State Circuits Conference, 2006. ESSCIRC 2006. Proceedings of the 32nd European

Date of Conference:

19-21 Sept. 2006