By Topic

Activation Technique for Sleep-Transistor Circuits for Reduced Power Supply Noise

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)

Power gating is an effective leakage reduction technique with good scaling properties. The capability for a single cycle activation of large circuit blocks results as a consequence of sizing the sleep transistor for small delay degradation. However, in a system on chip environment this fast activation causes large current spikes and degrades the supply voltage of surrounding circuit blocks due to IR-drop and inductive voltage droop. To avoid timing errors in these blocks, a charge pump based activation technique is proposed and demonstrated experimentally. It is insensitive to process variations and can reduce the activation current to arbitrarily small values at the expense of an increased activation time. The capability for digital tuning allows for adaption of maximum activation current and latency to the system requirements. A monitor circuit tracks the virtual rail potential and indicates the end of the block activation

Published in:

2006 Proceedings of the 32nd European Solid-State Circuits Conference

Date of Conference:

Sept. 2006