By Topic

Novel silicon-based flash cell structures for low power and high density memory applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

7 Author(s)
Ru Huang ; Inst. of Microelectron., Peking Univ., Beijing ; Falong Zhou ; Li, Yan ; Yimao Cai
more authors

Scaling down of conventional flash memory technology faces difficult technical challenges and some physical limitations. Novel silicon-based flash cell structures were presented in this paper as possible solutions. A novel cell structure using dual doping polysilicon (PNP) as the floating gate is proposed and experimentally exhibit higher programming speed and better data retention characteristics in comparison with conventional n-type floating-gate structure. To further enhance storage density and relax the stringent requirements of scaling, a novel vertical channel dual-nitride-trapping-layer ROM (VDNROM) as a kind of SONOS flash is proposed and experimentally demonstrated. Compared with conventional planar NROM cell, VDNROM structure can have high capability of cell area shrinking and achieve four-physical-bit per cell storage capability. The fabrication technologies of the two novel devices are fundamentally compatible with standard CMOS process

Published in:

Solid-State and Integrated Circuit Technology, 2006. ICSICT '06. 8th International Conference on

Date of Conference:

23-26 Oct. 2006