The paper presents a study of threshold voltage for poly-silicon TFTs through a designated experiment with several split conditions on the LDD implantation. Our results show that the abnormality of threshold voltage is caused by the effect of poly grain boundary trapping combining with the LDD condition along the channel edge region. In addition, PLN process is found to be another factor for the threshold voltage shift and variation. Theoretical interpretation by way of TCAD simulation is presented as well
Published in:
Solid-State and Integrated Circuit Technology, 2006. ICSICT '06. 8th International Conference on
Date of Conference: Oct. 2006