By Topic

Digitally controlled 10 MHz monolithic buck converter

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Takayama, T. ; Dept. of Electr. & Comput. Eng., Colorado Univ., Boulder, CO ; Maksimovic, D.

This paper describes design and implementation of a 10 MHz digitally controlled buck converter realized in a standard 0.35um CMOS process. Based on a discrete-time power-stage model, we show that a 3rd-order compensator can be designed for improved transient responses and disturbance rejection compared to standard 2nd-order PID compensators. Efficient hardware realization includes a look-up table type compensator, a 10-bit hybrid DPWM (2-bit counter, 5-bit delay-line, and 3-bit dither) and a power stage optimized for efficiency

Published in:

Computers in Power Electronics, 2006. COMPEL '06. IEEE Workshops on

Date of Conference:

16-19 July 2006