Referenced Items are not available for this document.
A modular analog CMOS artificial neural network is designed and fabricated for adaptive signal processing. A modified Gilbert multiplier is used as a linear combination of several input signals. Modified back-propagation continuous-time learning rules are used as an adaptive algorithm. The adaptive algorithm adjusts the weights in real time by on-chip learning circuits. Hardware learning circuits are simulated using PSPICE, then layout design of a modular chip is fabricated via the MOSIS services. We report on the chip test results which demonstrate the successful operation of the chip in 3 adaptive filtering scenarios
Published in:
Circuits and Systems, 1994. ISCAS '94., 1994 IEEE International Symposium on
(Volume:6
)
Date of Conference: 30 May-2 Jun 1994
- Page(s):
- 503 - 506 vol.6
- Meeting Date :
- 30 May 1994-02 Jun 1994
- Print ISBN:
- 0-7803-1915-X
- INSPEC Accession Number:
- 5079506
- Conference Location :
- London
- Digital Object Identifier :
- 10.1109/ISCAS.1994.409636
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
