By Topic

A multilayer feedforward neural network model for digital hardware implementation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
H. K. Kwan ; Dept. of Electr. Eng., Windsor Univ., Ont., Canada ; C. Z. Tang

A design algorithm for two-layer feedforward neural networks (2FNNs) for discrete input-output mapping is proposed. In this algorithm, uniformly quantized discrete weights are used, which could be in the form of either one-powers-of-two (OPOT) values or sum-of-powers-of-two (SPOT) values. The simplified sigmoid activation functions (SSAFs) are used at hidden neurons and the step functions are used at output neurons to further reduce the hardware implementation cost. Simulation results indicate that such networks can retain nearly identical recall performances as those of the corresponding networks using continuous weights and sigmoid activation functions (SAFs), while having increased computational speed in applications and reduced cost in digital hardware implementation

Published in:

Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94  (Volume:6 )

Date of Conference:

30 May-2 Jun 1994