By Topic

Bounded Delay Timing Analysis Using Boolean Satisfiability

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Roy, S. ; Dept. of Comput. Sci. & Eng., Indian Inst. of Technol., Kharagpur ; Chakrabarti, P.P. ; Dasgupta, P.

This paper proposes an accurate technique for computing critical delay of a circuit under a bounded delay model. The bounded delay model is better adapted to capture real time variations in the gate delays due to changes in operating conditions. But this flexibility comes at a price, since the uncertainty in gate delays increases the complexity of the timing analysis problem greatly. But we have shown in this paper that using fixed delay timing analysis with worst case delay values for gates can potentially underestimate the critical delay of a circuit. We propose a SAT based methodology for timing analysis in a bounded delay framework which utilises the phenomenal speed and efficiency of modern SAT solvers, and report encouraging results on the ISCAS benchmark circuits

Published in:

VLSI Design, 2007. Held jointly with 6th International Conference on Embedded Systems., 20th International Conference on

Date of Conference:

Jan. 2007