By Topic

Gate-Level Exception Handling Design for Noise Reduction in High-Speed VLSI Circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Sanghoan Chang ; Texas A&M Univ. ; Gwan Choi

This paper presents a novel design approach for addressing the pressing problem of noise and signal integrity in high-speed circuits. The approach uses a combination of gate-level redundancy in form of a shadow circuit, exception handling, and retry to tolerate random and delay faults that are of increasing concern in modern circuits. An empirical evidence of the delay/random fault problem is developed and a scheme to press clocking frequency beyond traditional limit is presented. The results show that approximately 10% improvement in clocking frequency can be achieved with almost negligible performance penalty and 5%-20% area overhead for the benchmark circuits studied

Published in:

VLSI Design, 2007. Held jointly with 6th International Conference on Embedded Systems., 20th International Conference on

Date of Conference:

6-10 Jan. 2007