By Topic

Tutorial T3: Low Power Design Techniques for Nanometer Design Processes - 65nm and Smaller

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Chattopadhyay, S. ; Intel Corp., Santa Clara, CA

Power has become one of the most important paradigms of design convergence for future microprocessor and ASIC/SOC designs. In this tutorial we present the importance of low power microprocessor/SOC design from the high level microarchitectural, RTL, gate level to transistor level design. We cover the conflicting goals of performance vs low power, routinely faced by designers today. Embedded microprocessor/SOC designs are particularly dictated by standby and max/thermal design power and battery life constraints and not performance/frequency alone. Designing with the power envelope is a standard challenge even for the high end server platforms. Performance/watt or MlPS/watt is the design metric of today that we focus on. We cover the main components of leakage power and how does the transistor design determines whether the extreme stringent battery life requirements determined by standby and average power are met. A short discussion of different process variants for various types of applications will also be discussed followed by an introduction of shadow latches and state retention techniques used by microprocessors and DSPs of today. Tradeoff between amount of state retained and the exit latency of the processor from deep sleep/standby states will be discussed. We also cover all areas of focus for low power optimization and design: active power reduction techniques, various leakage power reduction techniques, different types of power optimization techniques from clock gating, clock tree optimization, state assignment for lower power during synthesis, long channel device insertion, multi Vt designs, gate sizing and power optimization based on positive slack in timing to name a few. We also cover the various low power friendly circuit design families as well as various techniques to reduce active power like dynamic voltage scaling, thermal throttling, sleep transistor based shutdown for various blocks like the memory hierarchy. Last but not the least we cover the whol- - e suite of EDA tools geared towards low power estimation and optimization from the ESL domain to layout optimization for low power.

Published in:

VLSI Design, 2007. Held jointly with 6th International Conference on Embedded Systems., 20th International Conference on

Date of Conference:

6-10 Jan. 2007