Cart (Loading....) | Create Account
Close category search window
 

20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems - Title

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.

The following topics are dealt with: VLSI design; formal verification; scheduling for embedded processors; architecture and design; RF circuits; technology modeling and simulation; compilation techniques for embedded processors; signal integrity and timing analysis; digital circuits; SoC test and verification; dynamic and runtime reconfigurable systems; synthesis and system level design; test generation and high level test; low power electronics; system level modeling, estimation and exploration; power analysis and optimization; memory design; emerging technology; architecture enhancements for embedded processors; process variation and reliability; hardware architectures; analog test, delay test, and test power; application-specific custom architectures; physical design and modeling; and analog techniques

Published in:

VLSI Design, 2007. Held jointly with 6th International Conference on Embedded Systems., 20th International Conference on

Date of Conference:

6-10 Jan. 2007

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.